

SP9131

520 MHz DUAL TYPE D MASTER SLAVE FLIP-FLOP

R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	$\emptyset$	Q_n
H	L	L
H	H	H


$\emptyset$ = Don't Care

$C = C_E + C_C$

A clock H is a clock transition from a low to a high state.

The SP9131 is a dual master slave type D flip-flop which is pin-for-pin compatible with the rECL10131, but with improved dynamic performance and increased power dissipation.

$P_D = 364\text{mW}$
 $f_{\text{Tog}} = 520\text{MHz (typ)}$



$V_{CC1} = \text{Pin 1}$
 $V_{CC2} = \text{Pin 16}$
 $V_{EE} = \text{Pin 8}$

Fig. 1 Logic diagram

ELECTRICAL CHARACTERISTICS

Each circuit has been designed to meet the DC specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and a transverse air flow greater than 500 linear FPM is maintained. Outputs are terminated through a 50-ohm resistor to -2.0Volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

Characteristic	Symbol	Pin Under Test	SP9131 Test Limits						TEST VOLTAGE VALUES			
			-30 C		+25 C		+85 C		(Volts)			
			Min	Max	Min	Typ	Max	Unit	V _{ih} max	V _{ih} min	V _{ih} max	V _{ih} min
Power Supply Current	I _c	8	—	—	—	70	87	mA	—	—	—	—
Input Current	I _{ih}	4	—	—	—	—	600	μA	—	—	—	—
		5	—	—	—	—	300	μA	—	—	—	—
		6	—	—	—	—	300	μA	—	—	—	—
		7	—	—	—	—	420	μA	—	—	—	—
Input Leakage Current	I _{il}	4, 5, 6, 7	—	—	—	0.5	—	μA	—	—	—	—
		6, 7, 9	—	—	—	0.5	—	μA	—	—	—	—
Logic "1" Output Voltage	V _{oh}	2	-1.06	-0.89	-0.96	—	-0.81	Vdc	—	—	—	—
		2	-1.06	-0.89	-0.96	—	-0.81	Vdc	—	—	—	—
Logic "0" Output Voltage	V _{ol}	3	-1.89	-1.625	-1.85	—	-1.65	Vdc	—	—	—	—
		3	-1.89	-1.625	-1.85	—	-1.65	Vdc	—	—	—	—
Logic "1" Threshold Voltage	V _{th}	2	-1.08	—	-0.98	—	-0.91	Vdc	—	—	—	—
		2	-1.08	—	-0.98	—	-0.91	Vdc	—	—	—	—
Logic "0" Threshold Voltage	V _{tl}	3	-1.655	—	-1.63	—	-1.595	Vdc	—	—	—	—
		3	-1.655	—	-1.63	—	-1.595	Vdc	—	—	—	—
Switching Times	t _p	19-2	—	—	—	1.0	—	ns	—	—	—	—
		19-2	—	—	—	—	—	—	—	—	—	—
		19-2	—	—	—	—	—	—	—	—	—	—
		12-2	—	—	—	1.0	—	—	—	—	—	—
Rise Time (20 to 80%)	t _r	2	—	—	—	—	—	—	—	—	—	—
		2	—	—	—	—	—	—	—	—	—	—
Fall Time (20 to 80%)	t _f	2	—	—	—	—	—	—	—	—	—	—
		2	—	—	—	—	—	—	—	—	—	—
Set Input Propagation Delay	t _{sd}	2	—	—	—	1.0	—	ns	—	—	—	—
		2	—	—	—	—	—	—	—	—	—	—
Reset Input Propagation Delay	t _{rd}	2	—	—	—	1.0	—	ns	—	—	—	—
		2	—	—	—	—	—	—	—	—	—	—
Setup Time	t _{su}	7	—	—	—	—	1.0	ns	—	—	—	—
		7	—	—	—	—	0.2	ns	—	—	—	—
Hold Time	t _{hd}	7	—	—	—	—	—	ns	—	—	—	—
		7	—	—	—	—	—	ns	—	—	—	—
Toggle Frequency (Max)	f _{tog}	2	—	—	—	5.0	—	MHz	—	—	—	—
		2	—	—	—	—	—	—	—	—	—	—

* Individually test each input; apply V_{ih} min to pin under test.

Output level to be measured after a clock pulse has been applied to the Ct input (pin 6). V_{ih} max

This is advance information and specifications are subject to change without notice.




Fig. 2 Toggle frequency test circuit




Fig. 3 Switching time test circuit and waveforms at +25°C

Find price and stock options from leading distributors for SP9131 on Findchips.com:

<https://findchips.com/search/SP9131>

Find CAD models and details for this part:

<https://findchips.com/detail/sp9131/Dynex-Semiconductor>