



CI9080ia – Universal I/Q IF Rx Interface for Wireless Communications

FEATURES

- > 2.7V to 3.6V single supply operation
- > 1 MHz Signal bandwidth
- > 50 MHz baseband sampling frequency
- > 200 MHz maximum IF carrier frequency
- Programmable bandwidth with consumption control
- > At least 70 dB SFDR for all standards
- > Programmable full-scale input signal
- Built-in current consumption control for alternative operation modes (analog + digital)
- Flexible power down modes
- > Built-in self-calibration of baseband offset
- > 20 mA typical current consumption
- Compact analog core area: 4.3 mm²

APPLICATIONS

Portable wireless units supporting combinations of multiple standards:

- DECT, CDMA
- GSM, DCS 1800, PCS 1900
- PDC, AMPS, Tetrapol

OVERVIEW

This low-power IF receive interface Macrocell is designed in 0.35µm CMOS technology.

Each channel includes the functions of IF to base-band mixing, anti-aliasing filtering combined with offset calibration, programmable gain amplification, A/D conversion and base-band digital filtering.

A/D conversion uses a 3rd order delta-sigma modulator with 3-bit quantizer. Feedback multibit D/A conversion is implemented with capacitor arrays linearized with a dataweighted averaging algorithm. The SFDR range achieves at least 70 dB for all the standards.

The high-speed bitstream is decimated by a SINC4 filter, followed by baseband FIR filters, tailor designed for CDMA and GSM.

Offset is cancelled with a self-calibration cycle.

All biasing and reference voltages are generated from an external bandgap circuit. Built-in bias control keeps current consumption at the minimum appropriate for the bandwidth actually being used.

A power-down mode is included with less than 1 μA of standby current.

The Synthesizer is based on a PLL, using VCO with an external resonator tank, which is tuned to a fixed frequency in the specified range.

The Synthesizer uses internal programmable integer modulo dividers for the input reference signal (M divider) and for the feedback divider (N divider) generating waves in quadrature for the internal IF mixer.

TECHNOLOGY: Instantiated in 0.35 μ m CMOS with single-poly; retargetable towards any sub-micron CMOS technology with 2.5V/3V/5V supply.

FUNCTIONAL DIAGRAM • gnd! avdd agnd bby 🔶 clksd on reset sdz aafcnt <2:0> onaat clksd vcnt_<1:0> clksd mcnt <1:0> on <1:0: ftpcnt onaaf vin 3 BIT 3rd ORDER $SINC^4$ LPF AAF P ROGRAMABLE **EA** MODULATOR vini \mathcal{A} LPF 1 st Order 2nd ORDER FIR biti <15:0> onz tkp LO , LO , VREF AND VCM BUFFERING AND REFERENCE tkn SAR vcm BIAS CURRENT FREQUENCY SYNTHETHISER PROGRAMMING AND O FFSET CALIBRATION UNIT vcap vbg VOLTAGE GENERATION DISTRIBUTION SAR 1 LOQ LO clks eoccali iref fscnt <2.05 clkcal 3 BIT 3rd ORDER reset_cal \propto LPF AAF S_{INC}^4 ROGRAMABLE soc cal **EA MODULATOR** LPF FIR 1 st Order 2nd ORDER bitq<15:0> en cal vcnt <1:0> onaaf on reset sdz vcnt <1:0> clksd . mcnt <1:0> ftpcnt<1:0> clksd aafcnt<2:0> aafcnt <2.0> . reset_sdz fscnt <2.0> ftpcnt <1:0> mcnt <1:0> sdatain sdataout pclk sclk iref

©2000 Copyright Chipldea

CHIPIDEA Microelectrónica, S.A. reserves the right to make changes to the information contained herein without notice. No liability shall be incurred as a result of its use or application.
 TAGUSPARK Edifício Inovação IV, Sala 733

 2780-920 Porto Salvo
 PORTUGAL

 TEL: (+351) 21 033 63 00
 E-mail: chip

 FAX: (+351) 21 033 63 96
 URL: http://v

PORTUGAL E-mail: chipidea@chipidea.com URL: http://www.chipidea.com