NOTE: THIS SCHEMATIC IS A REFERENCE DESIGN, HARRIS RESERVES THE RIGHT TO MAKE CHANGES TO THE SCHEMATIC AT ANY TIME WITHOUT NOTICE. HARRIS ACCEPTS NO LIABILITY OR RESPONSIBILITY WITH THE USE OF THE SCHEMATIC OR ANY DATA HEREIN.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO HARRIS SEMICONDUCTOR (HARRIS). USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF HARRIS SEMICONDUCTOR IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) HARRIS SEMICONDUCTOR 1997

SIZE	REV. E1	DRAWING NO. HWB-1120
SCALE	DATE 12/23/98	SHEET 2 OF 5

DRAWING

U3 DECOUPLING FOR PC NET MOBILE +3.5V SUPPLY
CONNECT TO PINS: 17, 97, 104, 125, 89, 140
AIVCC
C124 0.1uF, C125 0.1uF, C128 0.1uF, C79 0.1uF, C82 0.1uF, C99 0.1uF

U3 DECOUPLING FOR PC NET MOBILE +5V SUPPLY
CONNECT TO PINS: 55, 4, 16, 29
VCC
C45 0.1uF, C70 0.1uF, C21 0.1uF, C26 0.1uF

U6 BASEBAND PROCESSOR
CONNECT TO PINS: 7, 29, 42
AIVCC
C129 0.1uF, C34 0.1uF, C41 0.1uF

U20 22MHZ GND OSC-F4106 E/D OUTPUT 3.3VDC
C37 0.1uF
AIVCC
RADIO_PE (PG 1,5)

C6 100PF, R1 5.1K, C15 100PF
R22 8.2K
R13 3.9K, C18 47PF
AIVCC

C132 0.1uF, C130 0.1uF, C125
A2VCC

U5 HFA3824A BASEBAND PROCESSOR

TX_Q	(PG 3)
TX_I	(PG 3)
RX_I	(PG 3)
RX_Q	(PG 3)
TXDATA	(PG 3)
TXCLK	(PG 3)
RXCLK	(PG 3)
RXDATA	(PG 3)
SD/SYNTH_DATA	(PG 1,5)
RESET_BB	(PG 1)
ANTSEL	(NO CONNECT)
22MHZ_CLOCK	
CCH	(PG 1)
RX_PE_BB	(PG 1)
MD_RDY	(PG 1)
RXDATA	(PG 1)
RXCIN	(PG 1)
BB_CS	(PG 1)
R_WB	(PG 1)
TX_RDY	(PG 1)
TXCLK	(PG 1)
TXDATA	(PG 1)
PA_PE	(PG 1,4)
BB_RS	(PG 1)
CLK/SYNTH_CLK	(PG 1,5)

AIVCC

ZONE	LTR	DESCRIPTION	DATE	APPR.

REVISIONS