
NOTE: THIS SCHEMATIC IS A REFERENCE DESIGN, HARRIS RESERVES THE RIGHT TO MAKE CHANGES TO THE SCHEMATIC AT ANY TIME WITHOUT NOTICE. HARRIS ACCEPTS NO LIABILITY OR RESPONSIBILITY WITH THE USE OF THE SCHEMATIC OR ANY DATA HEREIN.
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO HARRIS SEMICONDUCTOR (HARRIS). USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF HARRIS SEMICONDUCTOR IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) HARRIS SEMICONDUCTOR 1997
SIZE C
REV. E1
DRAWING NO. HWB-1120
SCALE
DATE 12/23/98
SHEET 2 OF 5
DRAWING
REVISIONS
ZONE
LTR
DESCRIPTION
DATE
APPR.
U3 DECOUPLING FOR PC NET MOBILE +3.5V SUPPLY
U3 DECOUPLING FOR PC NET MOBILE +5V SUPPLY
U6 BASEBAND PROCESSOR
CONNECT TO PINS: 17,97,104,125,89,140
CONNECT TO PINS: 55,4,16,29
CONNECT TO PINS: 7, 29, 42
U20 OSC-F4106 E/D 22MHZ
OUTPUT
GND
3.3VDC
A1VCC
A2VCC
RADIO_PE (PG 1,5)
C37 0.1UF
C6 100PF
R1 9.1K
C15 100PF
R22 8.2K
R13 3.9K
C18 47PF
C132 0.1UF
C130 0.1UF
C125 0.1UF
HFA3824A BASEBAND PROCESSOR
SD/SYNTH_DATA (PG 1,5)
ANTSEL (NO CONNECT)
RESET_BB (PG 1)
22MHZ_CLOCK
CCA (PG 1)
RX_PE_BB (PG 1)
MD_RDY (PG 1)
RXDATA (PG 1)
RXCIN (PG 1)
TX_I (PG 3)
TX_O (PG 3)
RX_I (PG 3)
RX_O (PG 3)
RSSI (PG 3)
2VREF (PG 3)
CLK/SYNTH_CLK (PG 1,5)
BB_AS (PG 1)
BB_CS (PG 1)
R_WB (PG 1)
TX_RDY (PG 1)
TXC (PG 1)
TXD (PG 1)
PA_PE (PG 1,4)